A 24GHz, +14.5dBm fully-integrated power amplifier with 50Q input and output matching is fabricated using 0.18pm CMOS transistors. To enable this, a shielded-substrate coplanar waveguide transmission line structure is used to achieve low loss and small area. The power amplifier achieves a power gain of 7dB and a maximum single-ended output power of +14.5dBm with a 3dB bandwidth of 3.1GHz, while drawing l O O m A from a 2.8V supply. The chip area is 1.26mm2.
Introduction
The quest for multi-Gigabit wireless connectivity has fueled extensive research on higher frequency bands. The Industrial, Scientific and Medical (ISM) band at 24GHz is a promising candidate. Furthermore, an FCC ruling released in 2002 opened the 22GHz -29GHz frequency band for ultra wideband (UWB) vehicular radar applications [ 11. Consequently, research on 24GHz band wireless technologies has accelerated, demonstrating various building blocks for receivers in GaAs pHEMPT [2] and SiGe BiCMOS [3] - [4] , as well as the introduction of a fully-integrated eight-path phased-array receiver [5] at this fiequency.
While there have been some efforts on the receiver side, very little has been done to implement transmitter building blocks in lowcost CMOS processes. A CMOS power amplifier at 24GHz is among the most challenging building blocks to be implemented. To the best of our knowledge, the highest-frequency CMOS power amplifier reported to this date is a 0 . 1 8~ design at 8GHz 161.
Two main problems in a high-frequency fully-integrated power amplifier are the low unity power gain frequency, f-, of MOS transistors, and the high-fkquency loss of on-chip passive elements, such as inductors and transmission lines needed for impedance matching. For narrowband amplifiers where device capacitance is normally tuned out,fmm is the real metric for device speed. It is S i t e d by resistive losses, primarily series gate resistance in MOSFETs. Generally, MOS transistors have loweryT and f -compared to SiGe bipolar transistors fabricated with the same feature size [7] . In the 0 . 1 8~ process used in this design, the NMOS transistors have an f -of 65GHz that is a factor of substrate doping levels and substrate conductivity [SI. Moreover, at higher frequencies skin effect increases the ohmic losses of the inductors and transmission lines. This is due to the reduction of effective metal thickness which limits the benefits gained by using thicker metals. For example, the skin depth in Aluminum at 24GHz is about 0 . 5~.
In this design a shielded-substrate coplanar waveguide structure is used that effectively lowers substrate loss, reduces on-chip wavelength, and maintains symmetry of the two ground lines. This is an enhanced version of the slow-wave coplanar structure presented in [9] . This structure is used to make a fully-integrated CMOS power amplifier operating at 24GHz. The die micrograph of the fabricated amplifier is shown in Fig. 1 . In the following section, we discuss the design process in more details.
Architecture and Circuit Design
two smaller than their SiGe bipolar counterparts.
This section describes the design evolution of the amplifier focusing on the methodology used for optimizing the matching inductor-based and coplanar waveguide-based impedance structure, an important element in the design of the 24GHz power transformation networks. a digital CMOS Process this Problem amplifier Fig. 1 , is presented. Next, we discuss the is exacerbated as transistor scaling constantly increases the h g e substrate conductivity hCreaseS substrate-induced losses in 
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unconditional stability for all bias points. Finally, we discuss the techniques used to minimize the effect of the pad capacitances and variable wire-bond inductances.
A. Shielded-Substrate Coplanar Waveguide Structure
At 24GHz, large capacitive coupling to substrate lowers the quality factor of inductors. Therefore, inductance-based impedance matching networks will result in a large power loss. On the other hand, this fiequency is not high enough for direct application of standard transmission. lines due to their large length. For example, using a SiOn dielectric, on-chip h at 24GHz is 6.3mm, therefore normal transmission-line based approaches for matching networks result in a long line length and thus significant power loss.
In normal coplanar waveguide structures made in CMOS processes with high substrate conductivity, capacitive coupling to the substrate is the dominant source of loss. On the other hand, in a microstrip structure with the same characteristic impedance, close proximity of the ground plane to the signal line demands a narrow signal line to maintain a reasonable impedance level. Th~s effect increases metal ohmic. losses and is aggravated by the skin effect. Fig. 2 shows the combination of the two structures in which the electric fields do not penetrate into substrate similar to a microstrip while the current and magnetic field distributions resemble that of a coplanar waveguide structure. This combination reduces both metal and substrate loss components.
The challenge in this structure is maintaining a high impedance level, while reducing the loss components. Slotting the bottom plate, as shown in Fig. 2 , forces the return current to be mostly concentrated in the coplanar ground lines.
Compared to a microstrip line, larger separation between signal and return current in a coplanar structure stores more magnetic energy in space, resulting in a larger distributed inductance per unit length. To keep the characteristic impedance of the line constant, distributed capacitance of the line should be increased proportionately, to maintain a constant L to C ratio. This is done by widening the signal line which has the added advantage of reducing metal losses in the signal line. Larger distributed capacitance and inductance will also slow the wave. In this approach the relative permittivity of the TEM-mode wave can be as large as 20, which is five times greater than the relative permittivity of silicon.oxide. This results in more than a factor of two reduction in the wavelength and hence the transmission line length, which will translate to lower passive loss.
B. Amplifier Design
The 24GHz power amplifier shown in Fig. 1 is a single-ended two-stage design that can directly feed a single-ended 50R antenna with no need for a Balun or a differential antenna. If a differential antenna is available, two amplifiers in parallel can produce 3dB higher output power similar to [ 101.
The stages are designed such that all the phase shifts needed for -impedance matching are small, as shown in Fig. 1 . This is done by proper choice of on-chip characteristic. impedance and optimization of the matching network.
To minimize the effect of gate series resistance, RG , which can be the liming factor for f-, the finger width of transistors was chosen to be 2 p with gate contacts at both ends. This also allows substrate contacts to be placed closer to the device, minimizing substrate losses.
The output stage matching is designed to convert the 50S2 antenna impedance to the proper impedance at the drain of h&, maxirnizing output power and efficiency. As shown in Fig. 3 , this proper impedance is chosen by the load pull simulation of the cascode pair while the gate of input transistor is driven by a large-signal source. Tg acts as a shorted-stub inductor to resonate drainsubstrate capacitance of & while T g lowers the 50R antenna impedance for a higher output power. Inter-stage matching and input matching networks are designed based on the same principle.
For minimum passive loss, the output stage characteristic impedance should be lower than the inter-stage one, but to simplify the design and test procedures a single characteristic impedance of 2 7 3 2 was used for the transmission lines across the chip. A weighted least-mean-square (LMS) optimization with went-descent scheme was used to choose this characteristic impedance and all the transmission line lengths. All 2pF MIM capacitors used to short parallel stubs have a large width-to-length ratio to make the electrical length=of the shorted stubs more accurate.
C . Cascode Transistor Pair and Stability of the Amplifier
JD the CMOS process used, a single transistor biased for a maximum power gain in a common source configuration is not unconditionally stable at 24GHz. The cascode structure makes the device more unilateral and hence unconditionally stable. Also, a cascode pair has a higher drain-source breakdown voltage, so a 2.8V supply can be used for 0.18pm devices that have a drain-source breakdown voltage of 2.W.
The output stage cascode pair is shown in more detail in Fig.   4 (a). The gate of W is self-biased by Rt and bypassed by CI.
While careful layout was carried out to minimize LI, the parasitic series inductance of CI, there remains a potential for highfrequency instability when LI is large. A simple analysis of the circuit is shown in Fig. 4(b) . Neglecting gate-drain capacitance of W, the impedance looking into it's gate is:
(1) z,N =-+-+A 1 1
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For s = jm, this impedance has a negative real part equal to -g,,,/(c2c,w2), indicating that the circuit could oscillate if there is a parasitic inductance between gate and ground. Series resistance RI is designed to make the circuit stable without reducing the amplifier gain at 24GHz. Using (l), the condition for the stability can be expressed as:
Cl should be large enough to provide low impedance at the gate of W while small enough to have a small series self-inductance.
In addition to the stability analysis discussed, some additional measures were taken to improve the low-frequency stability of the amplifier. In particular, C G~ and C G~ coupling capacitors were shunted with a series RC network designed to introduce resistive loss at low frequencies while maintaining the necessary dc block, as shown in Fig. 1 .
The simulated Rollett stability factor [ 1 11, K, of the amplifier was greater than 30 for all frequencies between dc and 65GHz. This was done for all gate and drain biases. Special attention was paid to the large-signal stability of the amplifier. During measurements, there were no signs of oscillation under any bias condition, drive level, or wirebond inductance.
D . Other Issues
The amplifier is designed to accommodate a large change in the wirebond inductance. The change in inductance is caused by variations in the length and curvature of the wirebond. 3D electromagnetic simulations for the intended test board reveal a range of 0.2nH-0.5nH for the inductance, depending on different wirebond curvatures. Capacitors were placed in series with the input and output pads to resonate out this inductance, as shown in Fig. 1 . Due to non-zero length of the transmission line between this capacitor and the wirebond, this approach does not completely eliminate the variable load impedance effect. Consequently, the matching network was modified to provide the same load impedance for the wirebond inductances and the series capacitance. In the large-inductance mode (wirebond inductance greater than 0.4nH), the voltage swing across the series designed and used to prevent capacitor breakdown [12] . The capacitance of the RF pads w a s absorbed into the transmission line structure by extending electric shield underneath the pads.
Experimental Results
The power amplifier was fabricated using 0 . 1 8~ CMOS transistors in a process with a substrate resistivity of 10R.cm. The chip occupies an area of 0.7mm x 1.8mm including pads. Quasi-3D simulations were performed on the complete structure as a part of the design cycle to verify amplifier's performance. In our measurement, the chip was attached to a gold-plated brass substrate using conductive epoxy to function as a heat sink and mechanical support.
Large-signal measurements were performed using the measurement setup shown in Fig. 5 . The output is connected to a power meter with an Agilent HP8485A 26.5GHz power sensor. The sensor attenuates all harmonic signal power and therefore eliminates the need for a harmonic filter. All system power losses are calibrated out with a through measurement. As shown in Fig.  6 , a single-ended output power of +14.5dBm at 24GHz was obtained with a small-signal gain of 7133 drawing lOOmA from a 2.8V supply. The corresponding peak drain efficiency is 11%.
Small-signal measurements were also done using Agilent E8364A 50GHz network analyzer. TRL calibration was performed at the probe tips using CPW calibration standards on an Alumina substrate to measure the S-parameters of the amplifier, shown in Fig. 7 . The 3dB bandwidth is 3.1GHz from 22.9GHz to 26GHz, while the peak gain is at 23.9GHz and the maximum SI, and Sz2
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Conclusion
A shielded-substrate coplanar waveguide structure is designed which results in a low passive loss and small impedance transformation network area. The structure enables the design of a fully-integrated 24GHz power amplifier using 0 . 1 8~ MOSFETs which is three times higher than the fastest CMOS power amplifier reported to this date. This work shows that CMOS technology is a viable candidate for building fully-integrated transmitters at frequencies above 20GHz. A comparison of the power amplifier in this work and the previous work on high-kequency amplifiers (mostly in silicon) is summarized in Table II . 
